Login Preferences
About News Publications Statistics Downloads API Guide License How to use Preferences
bn:00165202n
Noun Concept
Categories: Formal methods, Electronic circuit verification
EN
formal equivalence checking  equivalence checking
EN
Formal equivalence checking process is a part of electronic design automation, commonly used during the development of digital integrated circuits, to formally prove that two representations of a circuit design exhibit exactly the same behavior. Wikipedia
Definitions
Sources
EN
Formal equivalence checking process is a part of electronic design automation, commonly used during the development of digital integrated circuits, to formally prove that two representations of a circuit design exhibit exactly the same behavior. Wikipedia
Stage of electronic circuit design verification Wikidata
Wikipedia
EN
formal equivalence checking
Wikidata
EN
Formal equivalence checking
Wikipedia Redirections
EN
equivalence checking

Please note that, in order to improve your browsing experience on this website, BabelNet® uses various types of cookies, including: browsing functionality, performance and statistical cookies.

By continuing to browse the site you are agreeing to our use of cookies. OK

License