bn:02874408n
Noun Concept
JA
No term available
EN
Physical verification is a process whereby an integrated circuit layout design is verified via EDA software tools to ensure correct electrical and logical functionality and manufacturability. Wikipedia
Relations
Sources