Login Preferences
About News Publications Statistics Downloads API Guide License How to use Preferences
bn:03482695n
Noun Named Entity
SYL
Verilog
EN
Verilog, standardized as IEEE 1364, is a hardware description language used to model electronic systems. Wikipedia
Relations
Sources
IS A
EN
programming language
EN
hardware description language
DIFFERENT FROM
EN
vlog
INFLUENCED BY
C
Pascal
ada
PROGRAMMING PARADIGM
EN
structured programming
TYPING DISCIPLINE
EN
static typing
EN
weak typing
BabelNet
SYL
Verilog

Please note that, in order to improve your browsing experience on this website, BabelNet® uses various types of cookies, including: browsing functionality, performance and statistical cookies.

By continuing to browse the site you are agreeing to our use of cookies. OK

License