In mathematical logic, an implication graph is a skew-symmetric directed graph G = composed of vertex set V and directed edge set E. Each vertex in V represents the truth status of a Boolean literal, and each directed edge from vertex u to vertex v represents the material implication "If the literal u is true then the literal v is also true". Wikipedia